Accelerating Binary String Comparisons with a Scalable, Streaming-Based System Architecture Based on FPGAs
In: Algorithms, Jg. 13 H. 2Acceleration of the SPADE Method Using a Custom-Tailored FP-Growth Implementation
In: Frontiers in Neuroinformatics, Jg. 15 H. 15Hardware Accelerators for Elliptic Curve Cryptography
In: Advances in Radio Science, Jg. 6, S. 259-264Hardware Design for Selforganizing Feature Maps with Binary Inputs
In: New Trends in Neural Computation, Jg. 686, S. 488-4931993Simulation of Spiking Neural Networks – Architectures and Implementations
In: Neurocomputing, Jg. 48 H. 1-4, S. 647-679