Accelerating Binary String Comparisons with a Scalable, Streaming-Based System Architecture Based on FPGAs
In: Algorithms, Jg. 13 H. 22020Acceleration of the SPADE Method Using a Custom-Tailored FP-Growth Implementation
In: Frontiers in Neuroinformatics, Jg. 15 H. 152021An associative memory with neural architecture and its VLSI implementation
In: Proceedings of the twenty-fourth annual Hawaii International Conference on System Sciences / Hawaii International Conference on System Sciences <24, 1991, Kauai, Hawaii>, Jg. 1, S. 212-2182009